Commonly, When a bus bridge sees a transaction on a single bus that need to be forwarded to one other, the first transaction should wait right up until the forwarded transaction completes right before a result's Completely ready. One noteworthy exception takes place in the situation of memory writes. Below, https://nathanlabsadvisory.com/pci-3ds/